TSMC-00-084



283

April 3, 2002

To: Commissioner of Patents and Trademarks

Washington, D.C. 20231

Fr: George O. Saile, Reg. No. 19,572

20 McIntosh Drive

Poughkeepsie, N.Y. 12603

RECEIVED

APR 17 2002 -

Subject:

Serial No. 10/082,021 02/21/

Kuei-Ying Lee et al.

NOVEL PRODUCTS DERIVED FROM EMBEDDED FLASH/EEPROM PRODUCTS

Grp. Art Unit: 2811

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on April 10, 2002.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

- U.S. Patent 6,021,079 to Worley, "Fast, Low cost Method of Developing Code for Contact Programmable ROMs," discloses an antifuse PROM which is embedded into a conventional CMOS process with some additional process steps and additional area for the wire circuitry.
- U.S. Patent 6,037,222 to Huang et al., "Method for Fabricating a Dual-Gate Dielectric Module for Memory Embedded Logic Using Salicide Technology and Polycide Technology," discloses a method for fabricating a dual-gate dielectric module for memory embedded logic using salicide technology and polycide technology.
- U.S. Patent 6,020,241 to You et al., "Post Metal Code Engineering for a ROM," teaches a threshold voltage implant method of manufacturing a ROM that is code implanted late in the process after the first level metal, thus reducing the TAT to ship a customer order.
- U.S. Patent 6,041,008 to Marr, "Method and Apparatus for Embedded Read Only Memory in Static Random Access Memory," discloses a ROM embedded SRAM utilizing an existing support circuitry of the SRAM array.

TSMC-00-084

- U.S. Patent 5,751,040 to Chen et al., "Self-Aligned Source/Drain Mask ROM Memory Cell Using Trench Etched Channel," discloses a self-aligned source/drain mask ROM memory cell using trench etched channel.
- U.S. Patent 5,938,774 to Hsu, "Apparatus for Repairing Faulty Program Segments in Embedded Microprocessor Systems," discloses an apparatus for repairing faulty program segments in embedded microprocessor systems.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

Form PTO-1449										TChac-oc	- ልጽሴ		78-3	001	
										TSMC-00-084 10/082,021					
								CATION		Filling Date		Lee aray	un unn	al.	
	(Us	0 50	V0/	al si	hou	ts ii	100	cossay)		०२/ व	4/02			3-811	
	<u>. </u>							ļ ,	U.S.PAT	ENT DOCUMEN				T	
M.UM EXTINEU	00	xv.	אפא	п×	KOM T	85	r —	DATE		KWIE -	CLU	s 3U	scurr	* W410	אטאר, מאזנ
'C,	6	0	2	1	0	7	9	2/1/00	Worles		365	_ ၁၁	5.7	5/13/	98
	6	0	3	7	۵	2	2	3/14/00	Huang	et al.	438		57	5/22/	98
Mario Constitution of the	6	0	2	٥	2	4	1	2/1/00	You e	tal.	438	HA.C.	278	12/22	19-
DEMIA!								3/21/00	Marr		365		25.7	्ड । ड	198
		1		1	1 1	1	1	5/12/98		et al.	25		32	ETT,	19
	1 1	1 1	1		1 1	1	1	8/17/99	1	<u>Crw.</u>	714	LER	32 3002	9/30/	1
			١	0	-	 	I	0/11/1/1	1124			3083	<i>b</i>	11301	
	-		$ \cdot $		-	-	-							-	
	\vdash	$ \cdot $		-	-	-	-					_		-	
	-	-			-	\vdash	-								
	-	-		-	-	├	-					_			
	J		<u> </u>	L	L	L	L	<u> </u>	FOREIGN P	ATENT DOCUM	FNTS				
	DOCUMENT NUMBER DATE						1	1	COUNTRY			s st	1861723		
	\vdash	П				Г							·	YES	×
		H				\vdash	<u> </u>								
						-									
	-					-	_								
	_	_			-	-	_							ļ	
													 		
	<u> </u>	Γ							OTHER DO	CUMENTS (Indu	ang Junor, Tiu	o. Dalo. 1	ordnork.	Pagos, Elc.	.)
<u> </u>		_								·					
	-	<u> </u>								·				· · · · · · · · · · · · · · · · · · ·	
		_						·				· · · · · · · · · · · · · · · · · · ·			
}	ـ	ــــــــــــــــــــــــــــــــــــــ								DATE CONMIDERED					
EXYYMAGU										DAILCOIMDEALED					